Temporal SIMT (TSIMT) has been suggested as an alternative to conventional (spatial) SIMT for improving GPU performance on branch-intensive code. Although TSIMT has been briefly mentioned before, it was not evaluated. We present a complete design and evaluation of TSIMT GPUs, along with the inclusion of scalarization and a combination of temporal and spatial SIMT, named Spatiotemporal SIMT (STSIMT). Simulations show that TSIMT alone results in a performance reduction, but a combination of scalarization and STSIMT yields a mean performance enhancement of 19.6% and improves the energy-delay product by 26.2% compared to SIMT.
INTRODUCTION
GPUs have pervaded computing systems as massively parallel accelerators, and integrated CPU-GPU systems, along with the heterogeneous codes written for them, have become relevant for both industry and academia. Programming interfaces such as CUDA and OpenCL have become commonplace, and GPU architectures have evolved specifically for general-purpose computing on GPUs (GPGPU).
One of the main design decisions in GPUs has been the ganging of execution threads into batches named warps, in particular, the sequencing of these warps onto an array of execution units in a single-instruction, multiple-data (SIMD) fashion. This way of performing SIMD execution is supported by a hardware stack to manage divergent thread control flow; the resulting execution paradigm has become widely known as single-instruction, multiple-thread (SIMT) execution. While SIMT amortizes control hardware over many execution units, research over the past years has shown that this approach yields poor SIMD utilization under control divergence, that is, when some or most of the threads in a warp are inactive, thus not performing any useful work [Fung et al. 2007 ].
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Beside divergent branches, another situation in which SIMT architectures waste execution cycles is when all threads in a warp not only execute the same instruction, but do so on identical data. In this case, it would be more efficient to execute the instruction only once instead of once per thread, thereby freeing execution resources. By doing so, the SIMD instruction is turned into a scalar instruction, therefore this technique is known as scalarization. Besides releasing execution resources, scalarization also reduces the pressure on the register file. This requires, however, that scalar values are stored in such a way that all threads of a warp can access the value. In a conventional GPU, this requires additional broadcast networks and often specialized dedicated scalar register files as well. In TSIMT GPUs, on the other hand, tiny modifications to the existing register file suffice, and the register file space can be used for both scalar and vector values.
While the basic idea of TSIMT has been sketched in a patent [Krashinsky 2011 ] and has been briefly described as an additional idea in two articles [Lee et al. 2013; Keckler et al. 2011 ], a microarchitectural implementation and detailed performance analysis have not been presented before. To fill this gap, we introduce a GPU design based on TSIMT, and perform a detailed analysis of its advantages and shortcomings.
Although TSIMT can improve the performance of control divergent workloads, it can, as we will show in the analysis of simulation results, suffer from load-balancing issues. As a way to have both the control divergence mitigation of TSIMT and improve the load balancing, we also propose and evaluate an architecture that combines the traditional spatial SIMT with TSIMT, which we refer to as spatiotemporal SIMT.
More concretely, the contributions of our work can be summarized as follows:
-For the first time, we present a detailed microarchitecture design and implementation of TSIMT for GPGPUs. -We evaluate the TSIMT approach in detail and show that it is able to provide large performance benefits for control-divergent GPU codes in μ-benchmarks, but suffers from significant load -balancing problems in real applications. -We propose two optimizations to the basic TSIMT microarchitecture that reduce the load-balancing problem. -We introduce and evaluate an architecture that combines spatial and temporal SIMT and demonstrate that it exhibits performance improvements compared to both spatial and temporal SIMT (STSIMT). -We show how scalarization can be integrated in the proposed TSIMT architecture in a way that requires less hardware than its integration in conventional SIMT GPUs. -Finally, we evaluate power, energy consumption, and energy efficiency of the architectures presented, and show that STSIMT with scalarization improves the energydelay product (EDP) by more than 25% compared to the SIMT baseline.
This article is organized as follows. Section 2 describes related work, both on TSIMT and on handling control divergence on GPUs. Section 3.8 introduces and describes our TSIMT-based GPU design. Section 4 describes scalarization and its integration into TSIMT architectures. The performance evaluation results are discussed in Section 5. Section 6 concludes this paper.
RELATED WORK
Related work can be grouped into three categories: first, work describing temporal TSIMT; second, studies focusing on efficient execution of branch divergent codes; and last, work concerned with the integration of instruction scalarization.
Temporal SIMT. The general idea of TSIMT execution is described in an NVIDIA patent by Krashinsky [2011] , but the details provided are insufficient to derive an implementation and no performance evaluation is included. In the academic world, TSIMT has also been mentioned by Keckler et al. [2011] in an article that describes that moving data across the chip is more energy-consuming than actual computation. This article introduces the Echelon GPU architecture, which offers TSIMT execution as well as many other features. The authors mention the potential benefits of TSIMT for branch-divergent applications, but neither presents an implementation nor an evaluation of Echelon.
Branch Divergence. A large body of work has been performed on how to improve GPU performance when there is control divergence. Many techniques, such as Dynamic Warp Formation [Fung et al. 2007] , Thread Block Compaction [Fung and Aamodt 2011] , and Large Warp Microarchitecture [Narasiman et al. 2011] reorder threads from multiple warps into fewer warps with more active threads per warp. All these techniques keep the spatial SIMD property: All lanes execute the same instruction at the same time, but differ in when and how threads are reordered. Furthermore, because these techniques reorder threads between warps, memory divergence can increase and correctness problems for applications that rely on warp-level synchronization can arise.
Another related technique, called Simultaneous Branch and Warp Interweaving (SBWI), was introduced by Brunie et al. [2012] . They introduced enhancements to the GPU's microarchitecture to (a) co-issue instructions from two different branch paths and (b) co-issue instructions from different warps to the same SIMD unit. Interestingly, this architecture shares a property with TSIMT: that the different lanes do not need to share the same instruction. In SBWI, however, only two different instructions can be executed at the same time, while in TSIMT each lane can execute a different instruction.
A common disadvantage of these techniques is that they can improve performance only when the active mask meets certain conditions. One of the reasons for these conditions is that the individual contexts of the threads that run on the GPU are stored in a specific part of the GPU's register file [Jayasena et al. 2004] . As a result, it is generally not possible to freely swizzle and regroup threads for execution. TSIMT takes a different approach, which avoids this problem almost entirely at the expense of higher issue-throughput requirements. Vaidya et al. [2013] proposed an architecture in which 16-wide SIMD instructions are executed over multiple cycles on 4-wide SIMD units. Two techniques are proposed to accelerate execution when only a subset of threads is active: Basic Cycle Compression (BCC), during which SIMD subwords are skipped if no thread is active, and a more costly but also more powerful technique called Swizzled Cycle Compression (SCC), which employs crossbars to permute the operands prior to compaction to enable a more efficient compaction. Lee et al. [2011] group different possibilities for data-parallel accelerators into five different groups: MIMD, Vector-SIMD, Subword-SIMD, SIMT, and Vector-Thread (VT). TSIMT can be seen as another variant. The programming model is MIMD, but the execution units are similar to density-time vector lanes [Smith et al. 2000] . The lanes share the same instruction fetch and decode front end but are not bundled in groups that execute the same instructions at the same time as in the architectures classified as Vector-SIMD and SIMT. On the other hand, the TSIMT lanes are also not as independent as the lanes in the VT architecture. The control logic in each lane is limited to a register storing a single instruction, control logic for the sequential register fetch, and the density-time execution of the stored instruction, while in VT each lane is able to fetch its own instructions and can use a shared control processor.
Scalarization. Lee et al. [2013] discussed scalarization as well as mentioning TSIMT. They developed a scalarizing compiler for SIMT architectures and evaluated architecture-independent metrics such as percentage of scalar instructions, but did not evaluate performance. They also described potential GPU architectures exploiting scalarized code, such as SIMT datapaths with an additional scalar unit, SIMT datapaths with scalars in a single SIMD lane, and TSIMT datapaths. The authors recognized that scalarization and TSIMT match each other well but, as mentioned before, no actual implementation or evaluation is provided.
A similar analysis has been performed by Collange [2011] . As in the previous study, Collange implemented compiler support for scalarization, but in a just-in-time form using GPUOcelot [Diamos et al. 2010] . The author presented the scalarization metrics of the resulting code, that is, dynamic instruction counts of scalar and vector instructions, but no performance analysis is presented. Coutinho et al. [2011] transformed GPU kernels to an SSA-based intermediate representation called μ-SIMD; afterward, they analyzed the divergence of the program in its μ-SIMD representation. They recognized that instructions can sometimes be scalarized, even during divergent control flow, if their output registers are not alive at the immediate post-dominator of the potentially divergent branch. However, they did not perform register allocation, thus only report how many of the registers in SSA form could be scalarized, but do not report how many registers of which type are actually needed after register allocation. The scalarization algorithm presented in this article directly works on the representation of GPU kernels used by NVIDIA and does not require a transformation to an SSA-based representation and back. In this article, register allocation is performed on the scalarized code, and we discuss the modifications to register allocation that are required for scalarized code. Xiang et al. [2013] also studied the problem of scalarization, but consider uniform values across warps as well. They introduce a hardware scalarization mechanism for intrawarp uniform instructions. This mechanism, however, does not enable higher occupancy. A scalar register file-based architecture is also presented that also does not enable higher occupancy, and only reduces energy consumption. Scalars are processed using the same 8-element-wide SIMD execution units as vector instructions, but scalar operations are finished in 1 cycle instead of 4. While this improves performance, it leaves 7 out of 8 ALUs unused during the execution of scalar instructions.
Finally, Kim et al. [2013] studied the relationship of the different values processed by a warp. They named this value structure and identified several important classes such as uniform vectors, for which all elements contain the same value, and affine vectors, for which all elements share a simple affine relationship to blockids and threadids. The authors focus on an architecture named fine-grained SIMT (FG-SIMT) that is closer to purely compute-focused SIMT accelerators than to GPUs. They propose microarchitectural mechanisms to exploit uniform and affine values, including an affine register file as well as dedicated affine execution units. The proposed mechanisms were evaluated on a conventional NVIDIA-like GPU architecture, but the authors state explicitly that the lack of public knowledge about GPGPU architectures prevents them from performing more than a preliminary design-space exploration. Instead, they focused on an evaluation using a VLSI implementation of an FG-SIMT design.
A TEMPORAL SIMT GPU ARCHITECTURE
These sections describes the proposed TSIMT μ-architectures. As TSIMT-based GPUs are still GPUs, most parts of the μ-architecture are identical to conventional GPUs. A good overview of conventional GPU microarchitecture is provided by Bakhoda et al. [2009] . Everything outside the GPU cores is unchanged: interconnect, memory controllers, PCIe interfaces, and CTA scheduler. Many structures inside the GPU core are also unchanged: instruction fetch and decode, caches, scoreboards, and the reconvergence stack. In the following sections, we will thus concentrate on the elements that are modified in TSIMT GPUs compared to conventional GPUs.
TSIMT Cores and Lanes
The basic building block of TSIMT GPU cores is the TSIMT lane. A block diagram is depicted in Figure 2(a) . Such a lane consists of four key components: an instruction register able to store a single warp instruction; a slice of the core's register file; an operand collector, private to the lane; and one-thread-wide execution resources for integer, floating point, and memory instructions. Operationally, a TSIMT lane receives a warp instruction along with the corresponding thread active mask from the core's warp scheduler and stores them into dedicated instruction and mask registers. The instruction register is used to hold the instruction in place while the lane back end sequences through the warp's threads, thereby decoupling the lane from the scheduler while the lane is executing. Figure 2 (b) indicates how TSIMT lanes are used to construct cores with arbitrary throughput. In a TSIMT core, multiple lanes operate independently and in parallel, processing the instruction words stored in their instruction registers. The overall number of threads and warps held in the core are evenly divided over all TSIMT lanes, for example, in a core with 8 lanes holding 64 warps at most, every lane will statically hold 8 of the warps. Warps cannot switch between lanes as the thread context associated with a warp is stored in the register file within the warp's lane. This subdivides the core's warp pool into separate pools for every lane. In the core's front end, an instruction fetch unit accesses the instruction cache and fetches as well as decodes instructions into an instruction buffer (IB). The instructions buffer uses dedicated slots for each warp. A single warp scheduler (WS) for the whole core utilizes a scoreboard to monitor which instructions in the IBs have their dependencies fulfilled and are ready to issue. The WS also monitors when TSIMT lanes complete the execution of an instruction and, therefore, require a new instruction word to be sent to the lane's instruction register.
The execution resources are warp-wide (i.e., 32-thread-wide) in conventional spatial SIMT. In a TSIMT execution architecture, on the other hand, each TSIMT lane is one-wide, meaning that one thread instruction can be executed every cycle. There is, however, an entire spectrum of GPU architectures possible in between spatial and temporal SIMT, that combine both execution paradigms. Such spatiotemporal SIMT (STSIMT) architectures operate like TSIMT architectures, but each lane contains sufficient execution resources to execute instructions of multiple threads in a single clock cycle. For example, with a warp size of 32, one can construct a 4-way-spatial, 8-waytemporal SIMT architecture in which each TSIMT lane contains 4-wide execution resources. In this microarchitecture, a TSIMT lane sequences the 32-wide warp onto its 4-wide execution resources in 8 consecutive clock cycles. The performance trade-offs of STSIMT as an evolution of basic TSIMT are discussed in Section 5.7.
STSIMT is not completely new; single-lane implementations without compaction have been used in existing GPU architectures such as NVIDIA Tesla [Lindholm et al. 2008a] . Tesla uses STSIMT to construct SIMT cores with lower throughput while maintaining a large warp size. For example, in Tesla, 32-wide warps are sequenced onto an 8-wide SIMD datapath over 4 clock cycles. One key difference to STSIMT as proposed here is that existing approaches do not implement compaction, therefore are therefore unable to provide any benefit for the execution of divergent applications. As in both TSIMT and STSIMT, lanes are usually busy for more than a single cycle, multiple lanes can share a single front end for instruction issue and decode. Tesla, however, does not exploit this property of STSIMT. We use a baseline architecture similar to Tesla for the experimental evaluation in Section 5.
Control Divergence
The TSIMT concept can efficiently provide large performance benefits when executing control-divergent codes. See Figure 1 (b) for an example. It shows how a conventional GPU core with 4 execution units and a TSIMT-based core with 4 lanes execute instructions from 8 different warps, with each warp coded with a different color. For the sake of conciseness, warps are assumed to consist of 4 threads each. The warp instructions executed are control divergent, that is, some threads do not participate in the execution and are inactive. For explanatory purposes, each warp instruction is shown with a different active mask, although such situations are rare.
The figure shows that the conventional GPU architecture always requires one clock cycle on all 4 ALUs to execute a warp instruction regardless of the instruction's active mask. Threads that are switched off and the ALUs are left unused. In this example, the conventional GPU completes 15 thread instructions in 8 clock cycles for an overall IPC of 16/8 = 2.0. On the TSIMT-based core, on the other hand, compaction is performed: Warp instructions with some inactive threads are executed in fewer cycles than the warp width. In fact, they are executed in the minimum possible number of clock cycles, for example, a warp with 2 active threads utilizes one ALU for exactly 2 clock cycles. As such, no execution resources are wasted. Overall, in this hypothetical example, the TSIMT core completes the 15 thread instructions in 6 clock cycles, corresponding to an overall IPC of 16/6 = 2.67. The IPC in the TSIMT case would approach the ideal IPC of 4 if more work were available, as TSIMT lanes 0 (on the left) and 3 (on the right) are ready to receive new instructions after 3 clock cycles.
In spatiotemporal SIMT architectures, some compaction ability of TSIMT is lost. As an example, consider an STSIMT architecture in which each TSIMT lane contains 4-wide execution resources. In this case, compaction only works for warp active masks with aligned bundles of 4 consecutive inactive threads (e.g., 111100001111...). Warp instructions with active masks that switch more often between active and inactive threads (e.g., 101010...), irregular (e.g., 100111010...) or unaligned (e.g., 1000011110000...) cannot be compacted. Therefore, STSIMT architectures lose compaction ability compared to TSIMT architectures, but exhibit larger latency hiding ability within each lane as the core's warp pool is partitioned over fewer lanes if the overall execution width of the core remains constant.
Instruction Issue
In essence, TSIMT effectively trades instruction-issue bandwidth for instructionexecution bandwidth when executing branch-divergent code. In conventional GPUs, the instruction-issue bandwidth is coupled with the execution bandwidth. If an SIMT GPU needs 4 cycles to execute a warp, it will only need to supply 1 new instruction every 4 cycles. If some improvement made it possible to execute instructions with a smaller number of active threads faster in the execution units, speed would not improve because instructions could not be issued faster. In this work, we assume a front end that is able to issue 1 instruction per clock cycle. This provides a 4-times-higher instruction issue bandwidth than needed for perfectly convergent code. The SIMT GPU can use this additional issue bandwidth to execute instructions on SPs, SFUs, and LDST units concurrently to exploit ILP. The total number of issued instructions is always the same in SIMT, TSIMT, and STSIMT, only the peak issue rate increases in TSIMT. Each warp instruction needs to be issued only once, no matter how many threads are active. Executing the operation over multiple cycles on all active threads of the warp does not require additional issue cycles, rather is performed locally in the TSIMT lane. In conventional SIMT, threads from each warp are executed in lockstep and explicit synchronization can be omitted when data is exchanged between threads of the same warp. Contrary to some other techniques for improving the performance of divergent applications, such as thread block compaction [Fung and Aamodt 2011] , where threads can get reassigned to a different hardware warp and programmers cannot expect that threads from same initial warp keep executing in lockstep, in TSIMT lockstep execution of threads of the same warp is preserved and no modifications to kernels are necessary.
Memory Access Coalescing
With respect to memory coalescing, a TSIMT architecture is largely unchanged from a conventional GPU architecture. When a lane executes a warp-wide memory instruction, it generates 1 thread memory address per clock until all memory addresses requested by the warp instruction are known. Then, the entire bundle is passed onto the coalescing hardware in the load-store unit that reduces the requests to the minimum number of memory transactions. Finally, the transactions access the L1 cache and, potentially, the lower levels of the memory hierarchy. If the L1 cache or the load-store unit is stalled, then stall signals are propagated back to the warp scheduler, which will therefore be unable to issue memory instructions until the stall is resolved. Using instruction replay, the coalescing hardware can be simplified by reusing major parts of the core [Diamond et al. 2014] , which is also currently used in NVIDIA GPUs [Ziegler 2011 ]. Our simulator is based on GPGPU-Sim that, however, currently does not model instruction replay. For this reason, we decided to model all architectures without instruction replay.
Shared Memory
While global-memory request coalescing in TSIMT and SIMT is similar, sharedmemory instructions are handled differently by TSIMT GPUs. In a conventional GPU, threads within a warp must access different memory banks to prevent serialization due to bank conflicts. In TSIMT, on the other hand, threads within the same warp never produce bank conflicts as they are executed in consecutive cycles. Instead, warps on different lanes that try to access shared memory simultaneously may produce interwarp bank conflicts. Despite these differences, the hardware needed for the shared memory is almost identical for TSIMT and SIMT. Each lane sends up to 1 address to the shared memory, the addresses are checked for conflicts, and a crossbar connects several SRAM banks to the input and output ports of the lanes. In TSIMT, some ports of the shared memory are often not used because the lane connected to that port is currently executing an arithmetic instruction; this can reduce the number of shared memory bank conflicts that occur. The lockstep execution of the warps in SIMT, on other hand, often causes all lanes to execute a shared-memory instruction at the same time, which makes conflicting accesses more likely.
Latency Hiding
In conventional GPU architectures, the multitude of active warps residing on a core or warp scheduler is used to hide the latency of currently executing instructions. A rather large number of warps is required to hide the latency of deep pipelines or longlatency memory operations [Wong et al. 2010] . In the TSIMT architecture described earlier, the warps as well as the execution back end of the core are partitioned into a number of TSIMT lanes. This means that, while the pipeline depth and memory latency remain unchanged, the number of warps available for latency hiding within each lane decreases considerably (i.e., by a factor equal to the number of lanes per core). This does not necessarily impact performance negatively, though, as a single instruction contributes significantly more latency-hiding ability in a TSIMT GPU core than to a conventional one: In a conventional GPU, having one independent warp instruction available for execution corresponds to 1 clock cycle of latency hiding. In the TSIMT core, on the other hand, a single independent warp instruction keeps a TSIMT lane busy for up to 32 clock cycles, depending on its active mask.
Register File
TSIMT register files use the same basic design idea as the register files of conventional GPUs: Instead of using costly multiported memories, multiple single-ported SRAM banks are used [Lindholm et al. 2008b; Gebhart et al. 2012] . These register banks are connected using a crossbar to an operand collector. The operand collector fetches the operants over multiple cycles. In TSIMT, instead of using a single very wide register file with one 32b entry for each thread of a warp, each lane implements one small 32b wide register file. In a conventional SIMT register file, only a whole warp-wide register entry can be addressed. Even if just a single thread is active and we are only interested in the operand for that thread, a whole 1024b wide entry (32b for each of the 32 threads of warp) would be fetched. In TSIMT, only the operands of active threads are fetched. Using individual register file lanes rather than a single monolithic register file allows more flexibility for the placement of the components and helps to keep distances between register file and execution units small. However, it also divides the register file into multiple parts. The register file in each lane stores the registers for warps assigned to that lane. Other lanes cannot execute instructions from these warps, as there is no connection between the lanes that would allow operands from the register file of the lane to be passed to an execution unit located in a different lane. The register file of each lane provides only enough bandwidth for executing instructions at full speed in 1 lane. For this reason, adding additional connections to allow the execution of warps on other lanes would not increase performance, as the execution units would stall because 1 register file lane cannot supply operands fast enough to keep multiple lanes running at full speed. All registers required by 1 warp must fit into a single lane; it is not possible to store some registers of the warp in one lane and some registers of the warp in the register file of a different lane. No additional warp can be allocated if all lanes together have sufficient free register resources for 1 or multiple additional warps, but no lane alone can provide enough space for an additional warp.
The operand collector reads and writes the operands in multiple cycles from multiple banks. Reads and writes of multiple instructions are overlapped. In TSIMT, we can use this structure to fetch the operands for the different active threads. This multicycle operand fetch avoids the need for an area and power-hungry multiported register file. However, depending on the register allocation and divergence pattern, load-balancing problems between the register banks can appear and cause stalls.
Two optimizations related to register file allocation are explored in this article: First, register resources are freed on warp exit instead of block exit; second, partially filled warps only allocate registers for each active thread instead of the entire warp. We use TSIMT+ to refer to an optimized version of TSIMT that implements these two optimizations.
The first optimization makes it possible to launch new thread blocks sooner: In the conventional GPU, as modeled by GPGPU-Sim, register resources are managed at the thread-block level. Registers allocated to a warp can be reused only after the entire thread block has finished executing. This potentially leaves many register resources unused for extended periods of time. With the optimization, warp resources are freed as soon as a warp finishes execution. Consequently, new blocks are launched as soon as sufficient resources are available. A similar approach has been described for conventional SIMT GPUs by Xiang et al. [2014] . In contrast to their solution, however, our solution permits the launch of a new block only if sufficient resources are available to launch a full thread block.
The second optimization can increase occupancy if thread-block sizes are not divisible by the warp size. For example, if a thread-block size of 112 is requested in a regular GPU, registers for 128 threads are allocated. Our optimization allocates only the registers for 112 threads, that is, the restriction to allocate registers with warpsize granularity is removed. In the case of 112 threads, three full warps of 32 threads and one half-filled warp would be allocated. When the next block is allocated, another half-filled warp is allocated to the lane where the half-filled warp from the first block resides. This optimization is not possible in the register files of conventional GPUs, as it is enabled by the ability of TSIMT register files to address registers with a per-thread granularity. The register files of conventional GPUs can be addressed only with a per-warp granularity; because of this limitation, partially filled warps leave some register file space unusable in conventional GPUs.
Area
We expect that the die area required by a TSIMT GPU should be close to the area required by a SIMT GPU with an otherwise identical configuration. As already explained in Section 3, most structures are unchanged from a SIMT GPU. On die storage is almost unchanged: Only a few additional bits for the instruction register and the storage of the active mask are required per TSIMT lane. The number of bits in the register file stays the same; however, they are distributed over a higher number of narrower banks. estimated an 18.7% increase in register file area, but we think this is an overestimate. We used CACTI 6.5 to estimate the area of the SRAM banks and crossbars used in the GPU register file. We tested two potential designs: First, a monolithic 256b-wide register file and second, a register file with 8 narrow 32b-wide lanes with independent decoders and crossbars. We show the results of this estimation in Table I . The second option is more flexible and small at the same time. Even the SRAM banks are slightly smaller, but especially the crossbar is reduced in area: the narrow input and output ports greatly reduce the distances between the different ports. Splitting the register file into lanes results in an interleaved implementation of the register file that reduces the length of required wiring. The additional flexibility offered by the second design is required for TSIMT, but the second design can also be used to implement the register file of a conventional GPU. As a conventional GPU does not require all the flexibility offered by this design, slightly less area is likely needed, as some parts of the address decoders could be shared by multiple lanes.
SCALARIZATION
Previous work [Xiang et al. 2013; Collange 2011; Lee et al. 2013] has shown that, in SIMT architectures, several threads often redundantly perform the same calculation on the same vector operands. Such situations are common because in many cases it is easier and faster to recalculate results in different threads than to calculate the results only once and to broadcast them to all threads. Redundant calculation not only wastes execution throughput, it also wastes storage as well as energy since copies of the calculated values have to be stored for every thread.
Redundant calculations can be removed by applying a technique called scalarization [Xiang et al. 2013; Lee et al. 2013] . In this technique, a static compiler algorithm is used to identify instructions that always use the same operands in all active threads of a warp. Likewise, it also identifies registers that always store the same value in all threads of a warp. These instructions are then executed only once per warp instead of once per thread; also, the identified registers are stored once per warp instead of once per thread. The hardware cost of integrating scalarization in the proposed TSIMT architectures is much lower compared to regular GPUs, because most of the execution resources can be reused for the scalar and vector datapaths. Furthermore, we improve upon the scalarization algorithm proposed in Lee et al. [2013] by allowing scalarization, even with divergent control flow.
Hardware Support for Scalarization
In conventional SIMT GPU architectures, implementing scalarization requires separate execution units and register files for scalar values as well as a broadcast network to transport values from the scalar register file to the vector execution units. AMD's GCN architecture is an example of such an architecture [AMD 2012] . It combines scalarization and a spatial SIMT GPU. In a TSIMT-based GPU, however, we may use the same ALU and register file for both scalar and vector operations. The additional logic required for scalarization is limited to small changes: An additional addressing mode in the register file is needed for scalar registers. Scalar registers can be packed more densely, as we only need to store one value per warp instead of one value per thread. Beside this difference in register file addressing, execution of scalar instructions is handled just like execution of regular vector instructions with a single active thread. This reduces not only the additional hardware required for scalarization, but also enables more flexibility: As opposed to conventional GPU architectures, in which the separate scalar ALUs stay idle when no scalar instructions are available from the currently active warps, in TSIMT GPUs with scalarization, one type of ALU is used for both scalar and vector instructions. This enables flexible adjustment to any ratio of vector and scalar instructions.
Compiler Scalarization Algorithm
We present a new scalarization algorithm for code analysis that is able to identify instructions guaranteed to use the same inputs in all active threads of a warp. It also identifies which registers always store scalar values. The algorithm is shown in Figure 3 . The algorithm starts by optimistically marking all registers and all instructions as scalar (Step 1). Then, instructions reading the thread local memory or the threadid register are marked as nonscalar (Step 2). Instructions reading nonscalar registers are also marked as nonscalar (Step 3). Registers written by nonscalar instructions are also marked nonscalar (Step 3). In Step 4, registers with control flow dependencies on vector values are marked as vector. The main difference of our algorithm compared to Lee et al. [2013] lies in this stage: In the algorithm from Lee et al., all registers and instructions are marked as nonscalar where convergent control flow cannot be guaranteed. We found that their criterion is safe but too strict. If convergent control flow cannot be guaranteed, we can still scalarize as long as the register goes dead before the reconvergence point. This way, only a single version of the register per warp can exist at the same time and a scalar register can be used. After Step 4, we check if any new vector registers or instructions have been found. If yes, we repeat Steps 3 to 5; if nothing changes, we have found all vector registers and instructions. All instructions and registers that are still marked scalar are guaranteed to be uniform for the whole warp, and can benefit from the scalarization capabilities of the hardware.
Implementation of the Scalarization Algorithm
The experimental evaluation presented in Section 5 uses GPGPU-Sim 3.2.1 [Bakhoda et al. 2009 ] extended with our enhancements. By default, this GPU simulator does not simulate a real instruction set of any GPU, but simulates NVIDIA's PTX intermediate code instead. PTX uses a generic ISA with an unlimited number of virtual registers. In real systems, the PTX code is mapped by the driver to the actual ISA of the employed GPU. We implemented the presented scalarization algorithm in the PTX loader of the simulator. After parsing the PTX code and identifying the basic blocks and recovergence points, the algorithm explained in Section 4.2 identifies scalar instructions and registers as well as vector instructions and registers. In a real system, the driver would subsequently map the PTX code to the actual ISA of the GPU. This mapping includes register allocation. GPGPU-Sim is not able to simulate this part of the mapping process, but instead simulates an unlimited register file and queries NVIDIA's ptxas tool to enquire about the number of registers required per thread after register allocation. This partial information about the results of register allocation is used by the simulator to restrict the maximum occupancy. This simulation shortcut of GPGPUSim is problematic, as not only the number of registers needed per thread influences the performance but the register mapping also. Register allocation changes the timing of the register fetch and additional pipeline stalls may occur due to write-after-read hazards that were not present in the PTX code prior to register allocation. GPGPU-Sim is also able to simulate PTXPlus code that closely resembles the ISA of NVIDIA's Tesla architecture; however, as NVIDIA's Tesla architecture does not support scalarization and scalarizing works with PTX code, all simulations in this article use PTX instead of PTXPlus.
To resolve the issues with PTX, we added a register allocator to GPGPU-Sim. A standard register allocator based on graph-coloring [Muchnick 1997] was implemented. It first determines which virtual registers are alive at each instruction. Then an interference graph is constructed, in which every vertex represents a virtual register. The edges connect all virtual registers that are alive at the same time. Then all vertices are colored, so that no vertex is connected to another vertex of the same color. Each color represents a physical register. As GPUs support an adjustable number of registers per thread, we try to color using the smallest number of colors possible. As this is an NP-hard problem, we employ a heuristic [Lumsdaine and Gregor 2004] . To support scalarization, this algorithm is executed twice: once for allocating vector registers and once for scalar registers.
An important change from the standard register allocation algorithm described earlier is required while constructing the interference graph: additional edges need to be added to the graph to account for interferences between different threads from the same warp. Scalar registers are shared by all threads of a warp. For this reason, the control flow of warp and the effect of the reconvergence stack need to be considered. When threads execute a divergent branch, a scalar register can be alive on one branch direction but dead on the other branch direction. When such a branch is executed, scalar registers that were considered dead from the perspective of a single thread can be "resurrected" when the control flow reaches the reconvergence point. This would, however, fail if the space occupied by the scalar register had been reused in the branch path, where it is dead. For this reason, all scalar registers that are alive at the first instruction after a potentially divergent branch must also be considered alive at all instructions of the other side of the branch.
EXPERIMENTAL EVALUATION
In this section, the proposed TSIMT GPUs are experimentally evaluated using a GPU simulator. It is organized as follows: Section 5.1 describes the experimental platform as well as the benchmarks employed. Section 5.2 evaluates the properties of the TSIMT core using a synthetic microbenchmark. In Section 5.3, TSIMT is evaluated using real benchmarks. Section 5.4 explores load-balacing issues that we discovered in TSIMT. Section 5.5 describes how optimization to the resource allocation can reduce these issues. In Section 5.6, the performance effects of different design trade-offs are examined. Section 5.7 evaluates STSIMT, and Sections 5.8 and 5.9 analyze the effects of scalarization. Last, Section 5.10 looks at the power and energy efficiency of TSIMT and STSIMT.
Experimental Platform and Benchmarks
For microarchitecture simulations, we utilized the cycle-level GPU simulator GPGPUSim 3.2.1 [Bakhoda et al. 2009 ] and extended it to support TSIMT. For the evaluation, we selected a large set of benchmarks listed in Table II from multiple widely known sources such as the popular Rodinia benchmark suite [Che et al. 2009 ] and the GPGPUSim repository [Bakhoda et al. 2009 ]. We also included a version of breadth-first search using the virtual warp-centric programming model [Hong et al. 2011] . Table III shows our used GPU configuration. We selected a similar configuration as the configuration used in Fung and Aamodt [2011] . These results are not directly comparable, however, because Fung et al. used a much older version of GPGPU-Sim.
The benchmarks are selected to contain both very control-divergent kernels as well as almost and fully coherent kernels to be able to see the performance impact of TSIMT on both types of applications. The SIMT bars in Figure 4 quantify the degree of divergence by showing the average SIMD efficiency for each benchmark without compaction. For each warp instruction, SIMD efficiency is defined as the ratio of active threads to the maximum number of threads per warp. The maximum SIMD efficiency that can be achieved is therefore 1.0. To arrive at the average SIMD efficiency for the entire kernel, the per-instruction SIMD efficiency is averaged over all executed instructions. Figure 4 groups the benchmark kernels into two categories separated by the blue dashed line. Divergent benchmarks are shown left of the line; these kernels have an average SIMD efficiency of less than 85%. The remaining kernels to the right of the line are called coherent benchmark kernels.
Synthetic Benchmark Analysis
To demonstrate the performance of a TSIMT-based GPU architecture in an isolated fashion, we developed a microbenchmark that enables us to precisely control both the warp active masks and the overall number of active warps (i.e., occupancy). We executed this microbenchmark both on a conventional GPU core and on a TSIMT GPU core while varying the number of active threads per warp and occupancy, and measured core IPC. For this experiment, the core's configuration is as described in Table III (execution  throughput of as a function of the number of active threads per warp for different numbers of active warps (1 (W1) up to 32 (W32)). Starting with the conventional GPU ( Figure 5(a) ), the effect of reducing branch divergence (i.e., the horizontal axis) is a corresponding linear increase in IPC (with an increase in active threads per warp). The maximum per-core IPC of 8 is achieved only when the execution is coherent, i.e., there is no control divergence. The number of active warps, on the other hand, has no effect on performance, provided that it exceeds 4. The measurements for 4, 8, and 16 active warps are hidden behind the results of 32 active warps, as 4 warps are sufficient to provide full performance. Additional warps are not needed to tolerate the latency of the arithmetic pipeline but tolerate long latency memory accesses. As having many warps is important for hiding instruction latency on GPUs, the effect of having a small number of available warps is directly linked to the type of instructions executed. As our microbenchmark utilizes math instructions with relatively short latency, only the pipeline latency must be hidden. This effect is observed in the figure, in which only the configurations with 1 and 2 active warps are insufficient to fully hide the latency. Therefore, these configurations cannot reach full performance.
The microbenchmarking results on the TSIMT architecture ( Figure 5(b) ) are vastly different. We begin by looking at the effect of the number of active threads per warp in the full-occupancy configuration with 32 active warps. Figure 5(b) shows that the maximum IPC of 8 is reached much sooner than on the conventional GPU at only 8 active threads per warp. Below this number, performance increases linearly, with the number of threads. This behavior is caused by insufficient instruction issue bandwidth: On a GPU configuration with 8 TSIMT lanes and an instruction issue bandwidth equal to that of the baseline GPU (i.e., one warp instruction per clock), the scheduler will be busy for exactly 8 clock cycles before it can reissue to the same lane. Therefore, each lane must be able to at least hide a number of clock cycles equal to the number of lanes per core with execution. To hide 8 clock cycles, a lane requires a warp instruction with at least 8 active threads. If there are fewer than 8 threads active in an instruction, the lane completes the instruction "too soon," then remains idle until the warp scheduler issues a new warp instruction to it.
Next, we consider the effect of the number of active warps on TSIMT GPU performance. Figure 5(b) shows that a small number of active warps has a stronger impact on the performance of the TSIMT-based GPU than on the conventional GPU. In fact, having only a few warps available on the core enforces an upper bound on the achievable performance within that core. The figure demonstrates that this upper bound is equal to the number of available warps; for example, with 4 active warps, the maximum achievable core IPC is 4. This can be explained by the warp allocation scheme in the TSIMT architecture: As the warp set is statically partitioned across all TSIMT lanes, having fewer than 8 active warps on the core means that some TSIMT lanes will not have any warps allocated to them. As a result, TSIMT cores can never reach full performance if the number of warps is so small that some lanes remain empty.
Comparing the results for SIMT and TSIMT reveals that TSIMT provides only relatively small speedups when the average number of active threads per warp is high. Even severe slowdowns by 50% are possible in the case that less than 8 warps are available. On the other hand, speedups between 2.5× and 4× are possible if 8 or more warps are available and 12 or less threads per warp are enabled.
Additional insights can be gained by considering the speedup over regular SIMT. The speedup is shown in Figure 5 . The speedup peaks close to 4 with 16 and 32 warps and 8 active threads per warp. For smaller numbers of active threads, TSIMT is unable to provide additional speedup, as the warp scheduler cannot issue new instructions to the lanes any faster. In configurations with large numbers of active threads but small numbers of active warps, TSIMT exhibits slowdowns over regular SIMT. In the microbenchmark, the largest possible slowdown is equal to 0.5, as regular SIMT performance also decreases with only 1 or 2 active warps due to the inability to hide the pipeline latency. The slowdown of TSIMT over regular SIMT can be larger for realworld kernels; however, as such kernels normally contain some amount of ILP, which increases the ability of SIMT GPUs to hide the pipeline latency even if only 1 or 2 warps are active. For TSIMT, on the other hand, ILP does not increase the performance when only a single warp is active. While ILP provides more independent instructions to the warp scheduler, these instructions can only be executed on the lane that is already busy. Lanes without any active warps remain idle. For this reason, benchmarks with only a few active warps per SM can experience drastic slowdowns with TSIMT. In the worst case (1 active warp, no control divergence, large amounts of ILP), TSIMT can never achieve more than one-eighth of SIMT's performance. Figure 6 depicts the speedup of a TSIMT-based GPU over the conventional GPU. The benchmarks on the horizontal axis are sorted by increasing average SIMD efficiency. The dotted line separates the divergent (left-hand side) from the coherent (right-hand side) benchmarks. For both types of benchmarks, the geometric mean is shown as well.
Full Benchmark Analysis
As the figure reveals, a straight implementation of TSIMT does not perform as well as one might expect. There are cases in which TSIMT provides substantial performance benefits, but the overall effect from TSIMT is an average performance loss of 7.3%, both for the divergent as well as for the coherent benchmarks. A significant performance improvement is obtained, for example, for the GAU_1 kernel, but a severe slowdown is incurred in other kernels such as LUD_1 or the (coherent) DG_1 kernel. Some coherent benchmarks show increased performance due to the changed shared-memory handling. As explained in Section 3.5, TSIMT can reduce the number of shared-memory-bank conflicts. Interestingly, the five most divergent kernels (LUD_0, MUM_0, MUM_1, NW_0, NW_1) experience either no change or a performance loss on TSIMT. Looking at the SIMD efficiency provides a first hint of the possible performance improvements. As Figure 4 reveals, even most divergent benchmarks have SIMD efficiencies of more than 50%, and only LUD_0, MUM_1, MUM_0, NW_0, and NW_1 have SIMD efficiencies below this level. As discussed already in the last section, kernels with high SIMD efficiency usually cannot benefit from TSIMT.
Load-Balancing Issues
While investigating the matter, we discovered that the limited performance improvements of TSIMT were due to load-balancing issues. To illustrate these issues, we One these graphs is shown in Figure 7 (a) for the DG_0 kernel. It can be seen that Lanes 6 and 7 are completely empty, while Lanes 2 and 5 frequently run out of work. DG_0's block size of 84 threads largely explains this behavior: A block of 84 threads is mapped to 2 full warps and 1 partially filled warp with 20 active threads. Furthermore, because of the high register requirements of this kernel, each core holds at most only 2 blocks simultaneously. The full warps are mapped to lanes 0, 1, 3, and 4 while lanes 2 and 5 execute the partially filled warps. Because the warps are only partially filled, they execute and finish much faster than the full warps. But this does not result in any performance advantage: The lanes must stay idle until the complete block is finished.
To gather more insight into the effects of load balancing, we recorded how many lanes, on average, had warps allocated to them and how many of these lanes had usable warps. Lanes can have warps allocated to them, but can still stall because all their warps are currently waiting for long-latency-memory operations. We recorded this information in the 2-lanes-active columns of Table IV . Static means that at least 1 warp is allocated to the lane. However, some of these lanes are still stalled, because all warps allocated to them are waiting for long-latency-memory operations. The dynamic column shows how many lanes, on average, have at least 1 warp available that is not stalled by a long-latency operation. This can also be considered to be the average effective width of the TSIMT core. In 19 out of 37 benchmarks, more than 7 lanes, on average, have warps allocated to them; however, only 2 kernels have more than 7 lanes with usable warps. Some kernels, such as BFS_0 or DG_2, have warps allocated to almost all lanes, but only a small number of lanes can be active because almost all warps are not available for scheduling since they are waiting for long-latency-memory operations.
Register Allocation Optimizations
As explained in Section 3.7, two optimizations of TSIMT register resource allocation can potentially improve performance: first, resource deallocation on warp instead of block exit, and second, allocating registers only for active threads instead of allocating a register for the entire warp. The performance of these optimizations is shown in Figure 6 . The overall effect of these optimizations is a slightly better performing version of TSIMT, called TSIMT+, with 6.0% performance loss compared to the SIMT baseline and a 1.4% improvement over unoptimized TSIMT. For most benchmarks, the optimizations have no effect, but some particularly problematic cases (MGST_3, DG_0, and DG_1) show speedups between 5% and 10%. In some benchmarks, the optimizations lead to extended tail effects, thereby causing slight slowdowns compared to TSIMT.
TSIMT Design Trade-offs
Another potential bottleneck in TSIMT can be the instruction-issue bandwidth. Multiple lanes can finish execution of their current warp instruction in the same cycle, but the front end can supply a new instruction only to a single lane each cycle. If two or more lanes request new instructions at the same time, all but 1 lane will stall because the front end cannot supply a new instruction fast enough. To discover how common these stall cycles are, we recorded how often they happen on average and show this information in the "Issue Conflicts" columns of Table IV . The table shows how often 1, 2, or 3 or more instructions could not be issued as soon as they were ready for issue and their lane was ready to accept them, but the instruction front end was busy with issuing an instruction to a different lane. On average, 7.9% of the cycles two lanes are awaiting for instructions. This can also be seen as a temporary reduction of average effective number of lanes. In some benchmarks, such as VIS_0, GAU_1, BFS_1, and LPS_1, in more than 20% of the cycles one or more lanes are stalled because the front end cannot supply instructions fast enough.
In the previous section, we already noticed that load-balancing issues between different lanes hurt the performance of TSIMT. Additionally, we cannot exploit ILP in TSIMT as all instructions, even if independent, need to be executed on the same lane. To determine how much these issues reduce the performance of TSIMT, we also simulated an unrealistic configuration of TSIMT, in which all warps can issue instructions to all lanes. The overall effect of removing the locking of warps to a specific lane is a performance improvement of 7.6% compared to SIMT and of 16.4% over TSIMT.
A more realistic approach than removing the lane locking for improving the TSIMT load balancing is to reduce the warp size. We simulated a configuration with a warp size of 16 and found that, overall, the performance improves by 1.4% over SIMT. Reducing the warp size improves the load balancing as more warps are available and the GPU can exploit ILP within a warp for additional performance. However, reducing the warp size increases the load of the front end. With a warp size of 16, instruction fetches need to be amortized over a smaller number of threads. But the reduction of warp size can also have positive effects on divergent memory accesses. The results show that, on average, smaller warps are better than TSIMT with 32-wide warps.
Spatiotemporal SIMT
While the optimizations presented in Section 5.5 help some applications, they do not resolve the main problem of TSIMT: severe performance reductions when only a few warps are available and/or load-balancing issues between the lanes. As described in Section 3.8, spatiotemporal SIMT reduces the impact of these problems, as the warp pool is partitioned across a smaller number of lanes: With only 4 or 2 lanes, it becomes much more likely that each lane receives at least 1 active warp and that the work is distributed equally over all lanes. At the same time, it also reduces the latency. In the results, we observe improvements over the conventional SIMT architecture for both 2-and 4-wide STSIMT. The maximum speedup is observed in the STO benchmark, in which regular TSIMT experiences a 15% slowdown compared to the baseline, while STSIMT4 shows a 51% speedup. Due to the low active warp count, the STO benchmark was not performing well on TSIMT. On average, STSIMT4 performs about 6% faster than the baseline on the divergent benchmark set and 10% faster than TSIMT. For the coherent benchmarks, STSIMT4 is 12.6% faster than TSIMT and 5.9% faster than the baseline. The very short GAU_0 benchmark exhibits an unusual behavior: it runs much faster despite having almost no divergence. This happens because a large part of the divergent instructions in this benchmark are very slow division instructions that are responsible for tail effects. The convergent instructions are mostly simple and fast instructions, with little influence on the total runtime of the kernel.
Scalarization Results
We executed our new scalarization algorithm on the kernels described in Section 5.1. We verified that our algorithm works correctly and does not scalarize nonscalar registers or instructions by adding checks to the simulator. Figure 9 shows the number of registers required per warp, before and after scalarization. Figure 10 shows how many executed instructions were scalarized by our algorithm. Without scalarization, the kernels required an average of 24.2 vector registers per thread. After scalarization, 17.6 vector registers and 9.0 scalar registers are required per thread, on average. While the sum of scalar+vector registers is slightly higher than the number of registers without scalarization, each scalar register is allocated only once per warp instead of once per thread. This reduces the register file space needed per warp significantly: with 32-thread-wide warps, the kernels require an average of 773.2 registers per warp without scalarization, but with scalarization only 571.1 registers are needed per warp. With our new algorithm, scalarization reduces register file space required per warp by 26.1%. If we restrict the algorithm to scalarize only when convergent control flow can be guaranteed, as was proposed in Lee et al. [2013] , then less scalarization is possible and 695.0 registers are required per warp. Likewise, the number of instructions that could be scalarized is also lower: With our algorithm, 31.1% of the static instructions are classified as scalar and 30.3% of the executed instructions are scalar instructions, but with the restriction to convergent control flow, only 12.9% of the instructions could be scalarized and 13.5% of executed instructions could be scalarized.
All benchmarks but one execute at least 6% scalar instructions. Only the STO benchmark executes almost no scalar instructions (0.4%). The GAU_0 kernel has the highest percentage of scalar instructions executed, with 64.2%; the fraction of scalar instruction identified is slightly lower at 57.1%. LIB_1 has the highest number of static scalar instructions at 66.1%, but the fraction of executed scalar instructions is only 48.8%. Compared to the previous restricted scalarization algorithm, our algorithm scalarizes more than double the number of instructions and the number of registers is reduced by 17.8%. This scalarization algorithm is well suited for code with complex control flow, as it makes scalarization possible where convergent control flow cannot be guaranteed.
Putting It All Together: TSIMT+Scalarization
We combined scalarization with TSIMT, and performed the experiments again. Figure 11 compares the performance achieved with SIMT with a GCN-style scalarization (SIMT_SCALAR), TSIMT+, TSIMT+ with scalarization, and the best spatiotemporal SIMT configuration (STSIMT4) with and without scalarization (STSIMT4 and STSIMT4_SCALAR). SIMT without scalarization is employed as a baseline.
The geometric average of the speedup achieved by TSIMT+ due to scalarization to the optimized TSIMT configuration is 16.1%. Gains from applying scalarization to STSIMT4 are slightly lower, with a 13.0% higher performance than in STSIMT4 without scalarization. The highest scalarization speedup of 4.2× over TSIMT+ can be seen in the BP_0 kernel. There are three reasons for the very high speedup of this kernel: first, a high ratio of 56% scalar instructions. Second, many scalar instructions are low throughput SFU instructions, while the vector instructions are mostly high throughput instructions. Third, the performance differences reorder the memory accesses, which improves the DRAM efficiency significantly from 12% to 42%. In MC_1, on other hand, scalarization causes a slowdown of almost 40%. In this case, scalarization allows placing 4 instead of 3 warps in a lane. This increased occupancy is normally beneficial, but in some rare cases, such as in this kernel, the higher occupancy causes the number of shared-memory-bank conflicts to increase by more than 10× and also decreases locality, which results in 65% more read misses in the L1 data cache. Some kernels show almost no change in performance. In many cases, this is connected to a low fraction of scalar instructions, such as in STO_0, PR_0, IDCT_0, and IDCT_1. Some kernels, such as BFS_1, use many scalar instructions but still do not profit from scalarization. This happens if the performance of the GPU kernel is not limited by compute throughput but by another bottleneck. The BFS benchmark, for example, is a graph benchmark and is limited mostly by memory bandwidth and latency rather than compute throughput.
We also evaluated scalarization on a conventional GPU. Similar to AMD's GCN architecture, an entire scalar datapath-including an additional scalar register file and scalar execution units, as well as a broadcast network to transmit scalar values back to the vector datapath-was added to the simulated architecture. This additional hardware overhead is significant, which needs to be considered when comparing it to TSIMT+scalarization. On kernels with little divergence, conventional SIMT+scalarization performs slightly better (+1.3%) than STSIMT4+scalarization. On benchmarks with higher divergence, however, STSIMT4 with scalarization performs better than SIMT+scalarization (+4.2%). Benchmarks that show high performance gains from scalarization on one architecture, such as BP_0, MGST_3, HOTSP_0, and AES_0, show high performance gains from scalarization across all architectures. Benchmarks such as PR_0 or NW_1 that do not benefit from scalarization on a conventional GPU do not profit from adding scalarization to TSIMT either.
Power and Energy
We extended GPGPU-Sim to allow power modeling of TSIMT as well as SIMT GPUs. Figure 12 shows the power estimates of this power model for different variants of TSIMT. Despite lower performance, on average, the power consumption of TSIMT+ is approximately the same as that of regular SIMT (101% of SIMT power). These configurations are thus less energy efficient than regular SIMT. The architecture with STSIMT4 provides higher performance (5.6% shorter runtime) dissipating only slightly higher power (1.8% higher power), but lower energy consumption (−4.1%) and thus improved energy efficiency (EDP reduced by 9.5%). Scalarization results in significant performance gains (+9.3% over baseline TSIMT, +20% with STSIMT4). Because scalarization improves the utilization of resources, it increases power consumption (5.9% for TSIMT, 5.6% for STSIMT4), but overall energy consumption is decreased because of the shorter execution time (−8.3% for TSIMT, −16.4% for STSIMT4). EDP is improved by 10.1% for regular TSIMT with scalarization and by 26.2% for STSIMT4 with scalarization. These results show that by combining STSIMT and scalarization, energy efficiency can be improved significantly.
CONCLUSIONS
This article has presented a microarchitecture implementation and optimizations, and a rigorous performance evaluation of TSIMT GPUs. TSIMT aims at improving the performance of control-divergent GPGPU workloads by executing warps over time instead of over space, as regular spatial SIMT GPUs do. A microbenchmark analysis has shown that TSIMT offers significant performance benefits compared to spatial SIMT, provided that there are sufficient warps available. When evaluated with complete benchmarks, however, the basic TSIMT approach generally achieves lower performance compared to spatial SIMT. A detailed performance analysis has revealed that TSIMT suffers from lane load-balancing and occupancy issues; microarchitecture optimizations have been presented to improve this for some benchmarks.
In addition, we have proposed and evaluated a more general solution, called spatiotemporal SIMT (STSIMT) that offers the control-divergence mitigation of TSIMT while significantly reducing the high occupancy and load-balancing requirements of TSIMT. Using a particular configuration of STSIMT, an average speedup of 8% was achieved for control-divergent benchmarks and 6%, on average, for all benchmarks.
Scalarization has been combined with TSIMT with a hardware cost that is much lower than an SIMT GPU with scalarization. It improves performance by 16% over regular SIMT. We also showed that a previously published scalarization algorithm employs overly restrictive rules, and presented a scalarization and register allocation algorithm that is well suited for extracting scalar instructions from kernels with divergent control flow. By applying this algorithm, double the number of instructions could be scalarized and 26.1% fewer registers were required per warp.
It has also been shown that several of the proposed designs provide significant power and energy advantages. The most energy-efficient design (ST-SIMT4 with scalarization) improves the energy delay product by 26.4%, on average.
Future work includes new methods for reducing lane load imbalance, such as flexible warp sizes and GPUs that can dynamically switch between SIMT and TSIMT operation modes. Further code and microarchitecture optimizations are possible to increase the performance of TSIMT architectures. Moreover, current benchmarks are not targeted at and optimized for TSIMT, therefore often incur a performance reduction. If the programmer is targeting a TSIMT-based execution architecture, divergent code can be implemented in a more straightforward way and still be executed with high performance by the GPU. We plan to demonstrate this in future work.
